diff options
| author | Raul E Rangel <rrangel@chromium.org> | 2019-04-24 11:20:01 -0600 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2019-04-26 01:55:12 +0000 |
| commit | a11553dabdfbc4641e3fa73a3c4d0cb8eade2ea1 (patch) | |
| tree | 0458c7726f9e69279facfca84904d1d3bdab9b40 /src/mainboard/sifive | |
| parent | 74f9fe6e58f949001a34866505cecca16aa0de03 (diff) | |
| download | coreboot-a11553dabdfbc4641e3fa73a3c4d0cb8eade2ea1.tar.xz | |
soc/amd/stoneyridge: Generate MCFG table
BUG=crbug:948241
TEST=Booted and decompiled the table
[000h 0000 4] Signature : "MCFG"
[004h 0004 4] Table Length : 0000003C
[008h 0008 1] Revision : 01
[009h 0009 1] Checksum : 15
[00Ah 0010 6] Oem ID : "COREv4"
[010h 0016 8] Oem Table ID : "COREBOOT"
[018h 0024 4] Oem Revision : 00000000
[01Ch 0028 4] Asl Compiler ID : "CORE"
[020h 0032 4] Asl Compiler Revision : 00000000
[024h 0036 8] Reserved : 0000000000000000
[02Ch 0044 8] Base Address : 00000000F8000000
[034h 0052 2] Segment Group Number : 0000
[036h 0054 1] Start Bus Number : 00
[037h 0055 1] End Bus Number : 40
[038h 0056 4] Reserved : 00000000
Change-Id: I46dc1959971af4685a7ffd285429175d6882ae86
Signed-off-by: Raul E Rangel <rrangel@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32445
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard/sifive')
0 files changed, 0 insertions, 0 deletions