summaryrefslogtreecommitdiff
path: root/src/mainboard/supermicro/h8scm_fam10/get_bus_conf.c
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-11-19 15:55:05 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-11-20 18:58:43 +0000
commitf2e42c4a8ec75c162251c72df8ac3da12e8a3eb9 (patch)
treefd5851ba2be3965df592355d02bce01f7dab0215 /src/mainboard/supermicro/h8scm_fam10/get_bus_conf.c
parentad983eeec76ecdb2aff4fb47baeee95ade012225 (diff)
downloadcoreboot-f2e42c4a8ec75c162251c72df8ac3da12e8a3eb9.tar.xz
mb/*/*: Drop AMDFAM10 mainboards
Relocatable ramstage, postcar stage and C_ENVIRONMENT_BOOTBLOCK are now mandatory features, which this platform lacks. Change-Id: Ic00ca18de3d73a17041a3a2839307149ad7902b2 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36961 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/supermicro/h8scm_fam10/get_bus_conf.c')
-rw-r--r--src/mainboard/supermicro/h8scm_fam10/get_bus_conf.c55
1 files changed, 0 insertions, 55 deletions
diff --git a/src/mainboard/supermicro/h8scm_fam10/get_bus_conf.c b/src/mainboard/supermicro/h8scm_fam10/get_bus_conf.c
deleted file mode 100644
index 8bc96c22a8..0000000000
--- a/src/mainboard/supermicro/h8scm_fam10/get_bus_conf.c
+++ /dev/null
@@ -1,55 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2010 Advanced Micro Devices, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#include <device/pci.h>
-#include <device/pci_ops.h>
-#include <stdint.h>
-#include <stdlib.h>
-#include <cpu/amd/multicore.h>
-
-#include <cpu/amd/amdfam10_sysconf.h>
-
-/* Global variables for MB layouts and these will be shared by irqtable mptable
-* and acpi_tables busnum is default.
-*/
-u8 bus_sr5650[14];
-
-void get_bus_conf(void)
-{
- struct device *dev;
- int i;
-
- get_default_pci1234(1);
-
- sysconf.sbdn = (sysconf.hcdn[0] & 0xff);
-
- for (i = 0; i < ARRAY_SIZE(bus_sr5650); i++) {
- bus_sr5650[i] = 0;
- }
-
-
- bus_sr5650[0] = (sysconf.pci1234[0] >> 16) & 0xff;
- pirq_router_bus = bus_sr5650[0];
-
- /* sr5650 */
- for (i = 1; i < ARRAY_SIZE(bus_sr5650); i++) {
- dev = dev_find_slot(bus_sr5650[0], PCI_DEVFN(sysconf.sbdn + i, 0));
- if (dev) {
- bus_sr5650[i] = pci_read_config8(dev, PCI_SECONDARY_BUS);
- if(255 != bus_sr5650[i]) {
- }
- }
- }
-}