summaryrefslogtreecommitdiff
path: root/src/mainboard/supermicro/x6dhe_g2
diff options
context:
space:
mode:
authorAlexandru Gagniuc <mr.nuke.me@gmail.com>2014-04-20 14:36:29 -0500
committerAlexandru Gagniuc <mr.nuke.me@gmail.com>2014-04-21 21:33:01 +0200
commit86777e36b3238feaf91558b969c1794057c5ff47 (patch)
treed49b3a7bc38402738fd492a2118a7dc455a5f575 /src/mainboard/supermicro/x6dhe_g2
parentcf38facbd2255562cfbf2a2bc528794fafa5891a (diff)
downloadcoreboot-86777e36b3238feaf91558b969c1794057c5ff47.tar.xz
southbridge/hudson: Initialize ACPI IO ports separate of FADT
The ACPI IO ports, and the respective SMI (for HAVE_SMI_HANDLER), were initialized when the FADT table was written. This works well on a cold boot, but the ACPI ports are not initialized on S3 resume, as ACPI tables are not written. This will not work on S3 resume if the default ports are not what we set them, or if AGESA sets them to some other value. To solve this, move the port configuration to southbridge chip init. Change-Id: Ib4043f0fa5e20f08d320acd12ce84d4d789cd035 Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-on: http://review.coreboot.org/5559 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@gmail.com>
Diffstat (limited to 'src/mainboard/supermicro/x6dhe_g2')
0 files changed, 0 insertions, 0 deletions