summaryrefslogtreecommitdiff
path: root/src/mainboard/supermicro
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-11-27 09:31:27 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-01-13 16:24:31 +0000
commitc2c1dc9c76c0d00374176e9a715ad12743dcfca3 (patch)
tree79f0ed3a89a9303bc23c5afd3f02f8be6d073ad7 /src/mainboard/supermicro
parent15b83da39a90ebfcc85ca3d18325ab00e8d3a26c (diff)
downloadcoreboot-c2c1dc9c76c0d00374176e9a715ad12743dcfca3.tar.xz
{mb,nb,soc/fsp_baytrail}: Get rid of dump_mem()
Use hexdump() instead of dump_mem(). Change-Id: I7f6431bb2903a0d06f8ed0ada93aa3231a58eb6f Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/29853 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Guckian Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/mainboard/supermicro')
-rw-r--r--src/mainboard/supermicro/h8scm_fam10/romstage.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/supermicro/h8scm_fam10/romstage.c b/src/mainboard/supermicro/h8scm_fam10/romstage.c
index 8508189cc4..db5147f34f 100644
--- a/src/mainboard/supermicro/h8scm_fam10/romstage.c
+++ b/src/mainboard/supermicro/h8scm_fam10/romstage.c
@@ -110,8 +110,6 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
console_init();
-// dump_mem(CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE-0x200, CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE);
-
/* Halt if there was a built in self test failure */
report_bist_failure(bist);