summaryrefslogtreecommitdiff
path: root/src/mainboard/supermicro
diff options
context:
space:
mode:
authorMartin Roth <martin.roth@se-eng.com>2014-12-29 22:13:37 -0700
committerMartin Roth <gaumless@gmail.com>2015-01-04 21:28:57 +0100
commitc3fde7ef361ca05ba82c218a57bd2bbe97bcde75 (patch)
tree9377d0116e4323a64da76b8dd7a9c89bac355a27 /src/mainboard/supermicro
parentc226bd62281ee16bd585a8e5af321c6ddfd22a19 (diff)
downloadcoreboot-c3fde7ef361ca05ba82c218a57bd2bbe97bcde75.tar.xz
AMD Mainboards - romstage.c: Fix doxygen errors
- Remove types from the param declarations. - list needed to be uppercase. Change-Id: I8b9ed78908e5d3e1d99e7ba2ea9013be109b8e27 Signed-off-by: Martin Roth <martin.roth@se-eng.com> Reviewed-on: http://review.coreboot.org/8072 Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/mainboard/supermicro')
-rw-r--r--src/mainboard/supermicro/h8dmr_fam10/romstage.c8
-rw-r--r--src/mainboard/supermicro/h8qme_fam10/romstage.c8
-rw-r--r--src/mainboard/supermicro/h8scm_fam10/romstage.c8
3 files changed, 9 insertions, 15 deletions
diff --git a/src/mainboard/supermicro/h8dmr_fam10/romstage.c b/src/mainboard/supermicro/h8dmr_fam10/romstage.c
index b393c34465..08c7d2b309 100644
--- a/src/mainboard/supermicro/h8dmr_fam10/romstage.c
+++ b/src/mainboard/supermicro/h8dmr_fam10/romstage.c
@@ -247,11 +247,9 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
* based on each device's unit count.
*
* Parameters:
- * @param[in] u8 node = The node on which this chain is located
- * @param[in] u8 link = The link on the host for this chain
- * @param[out] u8** list = supply a pointer to a list
- * @param[out] BOOL result = true to use a manual list
- * false to initialize the link automatically
+ * @param[in] node = The node on which this chain is located
+ * @param[in] link = The link on the host for this chain
+ * @param[out] List = supply a pointer to a list
*/
BOOL AMD_CB_ManualBUIDSwapList (u8 node, u8 link, const u8 **List)
{
diff --git a/src/mainboard/supermicro/h8qme_fam10/romstage.c b/src/mainboard/supermicro/h8qme_fam10/romstage.c
index 24ecb5d736..f46b2e631a 100644
--- a/src/mainboard/supermicro/h8qme_fam10/romstage.c
+++ b/src/mainboard/supermicro/h8qme_fam10/romstage.c
@@ -311,11 +311,9 @@ post_code(0x40);
* based on each device's unit count.
*
* Parameters:
- * @param[in] u8 node = The node on which this chain is located
- * @param[in] u8 link = The link on the host for this chain
- * @param[out] u8** list = supply a pointer to a list
- * @param[out] BOOL result = true to use a manual list
- * false to initialize the link automatically
+ * @param[in] node = The node on which this chain is located
+ * @param[in] link = The link on the host for this chain
+ * @param[out] List = supply a pointer to a list
*/
BOOL AMD_CB_ManualBUIDSwapList (u8 node, u8 link, const u8 **List)
{
diff --git a/src/mainboard/supermicro/h8scm_fam10/romstage.c b/src/mainboard/supermicro/h8scm_fam10/romstage.c
index 917e9e3259..350ab1679e 100644
--- a/src/mainboard/supermicro/h8scm_fam10/romstage.c
+++ b/src/mainboard/supermicro/h8scm_fam10/romstage.c
@@ -247,11 +247,9 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
* based on each device's unit count.
*
* Parameters:
- * @param[in] u8 node = The node on which this chain is located
- * @param[in] u8 link = The link on the host for this chain
- * @param[out] u8** list = supply a pointer to a list
- * @param[out] BOOL result = true to use a manual list
- * false to initialize the link automatically
+ * @param[in] node = The node on which this chain is located
+ * @param[in] link = The link on the host for this chain
+ * @param[out] List = supply a pointer to a list
*/
BOOL AMD_CB_ManualBUIDSwapList (u8 node, u8 link, const u8 **List)
{