diff options
| author | Michael Niewöhner <foss@mniewoehner.de> | 2020-07-19 22:49:39 +0200 |
|---|---|---|
| committer | Michael Niewöhner <c0d3z3r0@review.coreboot.org> | 2020-08-30 22:59:35 +0000 |
| commit | 8e2101d43850ca30eb185e143381641628d698f6 (patch) | |
| tree | 5151e039b0b0bc7cc0c2d73eb2a9518166cb9c7f /src/mainboard/system76/lemp9/devicetree.cb | |
| parent | 47fd4fa617b420b306752262bc93d3cbec220d63 (diff) | |
| download | coreboot-8e2101d43850ca30eb185e143381641628d698f6.tar.xz | |
mb/system76/lemp9: add wifi devices
Add CNVi and PCIe wifi devices to the devicetree and enable the wifi
driver and SMBIOS tables in Kconfig.
Test: both CNVi and PCIe wifi devices work fine
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Change-Id: I16e04dbbf5fc3a163ce5a2bb8de646877d5cbc0f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43654
Reviewed-by: Felix Singer <felixsinger@posteo.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/system76/lemp9/devicetree.cb')
| -rw-r--r-- | src/mainboard/system76/lemp9/devicetree.cb | 11 |
1 files changed, 7 insertions, 4 deletions
diff --git a/src/mainboard/system76/lemp9/devicetree.cb b/src/mainboard/system76/lemp9/devicetree.cb index d00f20358a..c07b6873e6 100644 --- a/src/mainboard/system76/lemp9/devicetree.cb +++ b/src/mainboard/system76/lemp9/devicetree.cb @@ -188,10 +188,10 @@ chip soc/intel/cannonlake device pci 13.0 off end # Integrated Sensor Hub device pci 14.0 on end # USB xHCI device pci 14.1 off end # USB xDCI (OTG) - #chip drivers/intel/wifi - # register "wake" = "PME_B0_EN_BIT" - device pci 14.3 on end # CNVi wifi - #end + chip drivers/intel/wifi # CNVi wifi + register "wake" = "GPE0_PME_B0" + device pci 14.3 on end + end device pci 14.5 off end # SDCard device pci 15.0 off end # I2C #0 device pci 15.1 off end # I2C #1 @@ -220,6 +220,9 @@ chip soc/intel/cannonlake end device pci 1c.6 off end # PCI Express Port 7 device pci 1c.7 on # PCI Express Port 8 + chip drivers/intel/wifi # PCIe wifi + device pci 00.0 on end + end register "PcieRpSlotImplemented[7]" = "1" end device pci 1d.0 on # PCI Express Port 9 |