diff options
author | Patrick Georgi <patrick.georgi@coresystems.de> | 2010-05-05 13:12:42 +0000 |
---|---|---|
committer | Patrick Georgi <patrick.georgi@coresystems.de> | 2010-05-05 13:12:42 +0000 |
commit | 8d313685b094f0ffa020e5707c5857b1a2063d28 (patch) | |
tree | 2a2aaef1594d2eb4b88ea9ce179ee5d137a89e14 /src/mainboard/technexion | |
parent | 68befd5d34ce22b03ea78028dc362eec0440f83c (diff) | |
download | coreboot-8d313685b094f0ffa020e5707c5857b1a2063d28.tar.xz |
Rename "apic" and "apic_cluster" to "lapic" and "lapic_cluster"
in device trees. Adapt sconfig as necessary.
Signed-off-by: Patrick Georgi <patrick.georgi@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Peter Stuge <peter@stuge.se>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5525 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/technexion')
-rw-r--r-- | src/mainboard/technexion/tim5690/devicetree.cb | 4 | ||||
-rw-r--r-- | src/mainboard/technexion/tim8690/devicetree.cb | 4 |
2 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/technexion/tim5690/devicetree.cb b/src/mainboard/technexion/tim5690/devicetree.cb index ddad732f20..4c9b07df32 100644 --- a/src/mainboard/technexion/tim5690/devicetree.cb +++ b/src/mainboard/technexion/tim5690/devicetree.cb @@ -9,9 +9,9 @@ #Define gfx_reconfiguration, 0: short reconfiguration, 1(default): long reconfiguration #Define gfx_link_width, 0: x16, 1: x1, 2: x2, 3: x4, 4: x8, 5: x12 (not supported), 6: x16 chip northbridge/amd/amdk8/root_complex - device apic_cluster 0 on + device lapic_cluster 0 on chip cpu/amd/socket_S1G1 - device apic 0 on end + device lapic 0 on end end end device pci_domain 0 on diff --git a/src/mainboard/technexion/tim8690/devicetree.cb b/src/mainboard/technexion/tim8690/devicetree.cb index a12e82db13..f6ed959293 100644 --- a/src/mainboard/technexion/tim8690/devicetree.cb +++ b/src/mainboard/technexion/tim8690/devicetree.cb @@ -9,9 +9,9 @@ #Define gfx_reconfiguration, 0: short reconfiguration, 1(default): long reconfiguration #Define gfx_link_width, 0: x16, 1: x1, 2: x2, 3: x4, 4: x8, 5: x12 (not supported), 6: x16 chip northbridge/amd/amdk8/root_complex - device apic_cluster 0 on + device lapic_cluster 0 on chip cpu/amd/socket_S1G1 - device apic 0 on end + device lapic 0 on end end end device pci_domain 0 on |