summaryrefslogtreecommitdiff
path: root/src/mainboard/thomson
diff options
context:
space:
mode:
authorJoseph Smith <joe@settoplinux.org>2009-05-29 13:45:22 +0000
committerJoseph Smith <joe@smittys.pointclark.net>2009-05-29 13:45:22 +0000
commit60f0f1b18f87332a569ced6c8744a1572517ba39 (patch)
tree8a278fad3d544363b676e11800e38365a71b2b11 /src/mainboard/thomson
parentf8a5c6ec02f1e21d62756bda07f755b3a2f4865f (diff)
downloadcoreboot-60f0f1b18f87332a569ced6c8744a1572517ba39.tar.xz
enable/disable IDE 0/1 (Primary/Secondary) interfaces on the i82801xx southbridge.
Signed-off-by: Joseph Smith <joe@settoplinux.org> Acked-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4324 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/thomson')
-rw-r--r--src/mainboard/thomson/ip1000/Config.lb3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/mainboard/thomson/ip1000/Config.lb b/src/mainboard/thomson/ip1000/Config.lb
index f26ae532d2..5cb29aa7db 100644
--- a/src/mainboard/thomson/ip1000/Config.lb
+++ b/src/mainboard/thomson/ip1000/Config.lb
@@ -89,6 +89,9 @@ chip northbridge/intel/i82830 # Northbridge
register "pirqg_routing" = "0x80"
register "pirqh_routing" = "0x0b"
+ register "ide0_enable" = "1"
+ register "ide1_enable" = "1"
+
device pci 1d.0 on end # USB UHCI Controller #1
device pci 1d.1 on end # USB UHCI Controller #2
device pci 1d.2 on end # USB UHCI Controller #3