summaryrefslogtreecommitdiff
path: root/src/mainboard/tyan
diff options
context:
space:
mode:
authorMyles Watson <mylesgw@gmail.com>2010-03-19 02:33:40 +0000
committerMyles Watson <mylesgw@gmail.com>2010-03-19 02:33:40 +0000
commit342619526c0e7bd084c6739782e4b332e01fa564 (patch)
tree84a934c096bf9e89e4e76e52d66ff32db049a76c /src/mainboard/tyan
parent78acf932912669eb0eb7f7280da1b3c550035ebb (diff)
downloadcoreboot-342619526c0e7bd084c6739782e4b332e01fa564.tar.xz
Get rid of a few warnings:
1. Add some more prototypes to lib.h 2. Include console.h when not using romcc 3. Eliminate an unused function 4. Set a default for SSE2, since it is just for ramtest performance Signed-off-by: Myles Watson <mylesgw@gmail.com> Acked-by: Patrick Georgi <patrick.georgi@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5260 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/tyan')
-rw-r--r--src/mainboard/tyan/s2892/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/tyan/s2892/romstage.c b/src/mainboard/tyan/s2892/romstage.c
index 875a6c0f0f..5eadda78e5 100644
--- a/src/mainboard/tyan/s2892/romstage.c
+++ b/src/mainboard/tyan/s2892/romstage.c
@@ -17,7 +17,6 @@
#include "option_table.h"
#include "pc80/mc146818rtc_early.c"
-#define post_code(x) outb(x, 0x80)
#include "pc80/serial.c"
#include "arch/i386/lib/console.c"
#include "lib/ramtest.c"