summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2017-10-12 17:18:10 -0600
committerMartin Roth <martinroth@google.com>2017-10-22 01:45:39 +0000
commit251e8a8d8af4c25a2a8fb90ca0bc13708350a840 (patch)
tree673f866eb810ec94941b618e9daf81bb99808e56 /src/mainboard
parentcb23e0f71d396c4b9c7e9b533776cbe86e60ce45 (diff)
downloadcoreboot-251e8a8d8af4c25a2a8fb90ca0bc13708350a840.tar.xz
google/kahlee: Add PSP to devicetree.cb
Add the missing device and ensure it shows up in the devicetree prior to PCI enumeration. Change-Id: Ia2c4ba1200422b36c533e86065a4fcd10c4b2722 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/22055 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/google/kahlee/devicetree.cb1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/google/kahlee/devicetree.cb b/src/mainboard/google/kahlee/devicetree.cb
index 0ed3336329..4376011797 100644
--- a/src/mainboard/google/kahlee/devicetree.cb
+++ b/src/mainboard/google/kahlee/devicetree.cb
@@ -34,6 +34,7 @@ chip soc/amd/stoneyridge
device pci 2.4 on end # x1 PCIe slot
device pci 2.5 on end # Cardreader
# devices on the NB/SB Link, but on the same pci bus
+ device pci 8.0 on end # PSP
device pci 9.0 on end # PCIe Host Bridge
device pci 9.2 on end # HDA
device pci 10.0 on end # xHCI