summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorZheng Bao <fishbaozi@gmail.com>2021-03-23 17:41:31 +0800
committerFelix Held <felix-coreboot@felixheld.de>2021-03-25 19:24:34 +0000
commit74406e10539336e6eb201e56c4ee559c54973f03 (patch)
tree2a947640b6c58c8ac5dbc6ff61de8ea66cb7ca32 /src/mainboard
parente286ef9f4181413e7c664de8557a254254eb404f (diff)
downloadcoreboot-74406e10539336e6eb201e56c4ee559c54973f03.tar.xz
mb/amd/majolica: Enable IO port 2E/2F
MEC1701 can be accessed by IO port 2E/2F Change-Id: I31f1b147476ec487e64f3c30b3cf514b45ced416 Signed-off-by: Zheng Bao <fishbaozi@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51740 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/amd/majolica/devicetree.cb4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/amd/majolica/devicetree.cb b/src/mainboard/amd/majolica/devicetree.cb
index d9c0ea52cf..5efe709ad0 100644
--- a/src/mainboard/amd/majolica/devicetree.cb
+++ b/src/mainboard/amd/majolica/devicetree.cb
@@ -2,8 +2,8 @@
chip soc/amd/cezanne
register "common_config.espi_config" = "{
- .std_io_decode_bitmap = ESPI_DECODE_IO_0X60_0X64_EN | ESPI_DECODE_IO_0x80_EN,
-
+ .std_io_decode_bitmap = ESPI_DECODE_IO_0X60_0X64_EN | ESPI_DECODE_IO_0x80_EN
+ | ESPI_DECODE_IO_0X2E_0X2F_EN,
.io_mode = ESPI_IO_MODE_QUAD,
.op_freq_mhz = ESPI_OP_FREQ_16_MHZ,
.crc_check_enable = 1,