summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorLin Huang <hl@rock-chips.com>2016-09-08 11:16:26 -0700
committerPatrick Georgi <pgeorgi@google.com>2016-10-06 21:50:02 +0200
commit8e09de297fce1de0693d2833d7a15f76fa2ce18a (patch)
tree00640d003bba87630c46de3acea180399c0751ae /src/mainboard
parent7ae73fc3a07fed94846054dda30d0be67245e9c3 (diff)
downloadcoreboot-8e09de297fce1de0693d2833d7a15f76fa2ce18a.tar.xz
rockchip/rk3399: lower kevin board sdram frequency to 800MHz
We found some boards are not stable when sdram is run at 933Mhz. Before we can fix it, we need to lower the sdram frequency to 800MHz. In this patch we modify the DQS delay from 0x280 to 0x260 and extend the DQS window. BRANCH=None BUG=chrome-os-partner:56940 TEST=Booted Kevin. Change-Id: I68561c4aa4d9ab66acfa3515a42d696157aff759 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 877a7f6ad22a5bde9f9e458bcb65f133f2f001bd Original-Change-Id: I5eab6bbe96f0dae095c5353403292022e7a25421 Original-Signed-off-by: Lin Huang <hl@rock-chips.com> Original-Reviewed-on: https://chromium-review.googlesource.com/382724 Original-Commit-Ready: Douglas Anderson <dianders@chromium.org> Original-Tested-by: Douglas Anderson <dianders@chromium.org> Original-Reviewed-by: Douglas Anderson <dianders@chromium.org> Reviewed-on: https://review.coreboot.org/16709 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/google/gru/sdram_configs.c4
-rw-r--r--src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c40
2 files changed, 21 insertions, 23 deletions
diff --git a/src/mainboard/google/gru/sdram_configs.c b/src/mainboard/google/gru/sdram_configs.c
index 2ececdfd03..1235eff924 100644
--- a/src/mainboard/google/gru/sdram_configs.c
+++ b/src/mainboard/google/gru/sdram_configs.c
@@ -56,10 +56,8 @@ static enum dram_speeds get_sdram_index(void)
return dram_200MHz;
case 3:
return dram_666MHz_NO_ODT;
- case 4:
- return dram_800MHz;
default:
- return dram_933MHz;
+ return dram_800MHz;
}
if (IS_ENABLED(CONFIG_BOARD_GOOGLE_GRU))
diff --git a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c
index 3a937bff7d..034e9d84e3 100644
--- a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c
+++ b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c
@@ -660,11 +660,11 @@ struct rk3399_sdram_params params = {
0x00000000, /* DENALI_PHY_56_DATA */
0x00000000, /* DENALI_PHY_57_DATA */
0x00000000, /* DENALI_PHY_58_DATA */
- 0x02800280, /* DENALI_PHY_59_DATA */
- 0x02800280, /* DENALI_PHY_60_DATA */
- 0x02800280, /* DENALI_PHY_61_DATA */
- 0x02800280, /* DENALI_PHY_62_DATA */
- 0x00000280, /* DENALI_PHY_63_DATA */
+ 0x02600260, /* DENALI_PHY_59_DATA */
+ 0x02600260, /* DENALI_PHY_60_DATA */
+ 0x02600260, /* DENALI_PHY_61_DATA */
+ 0x02600260, /* DENALI_PHY_62_DATA */
+ 0x00000260, /* DENALI_PHY_63_DATA */
0x00000000, /* DENALI_PHY_64_DATA */
0x00000000, /* DENALI_PHY_65_DATA */
0x00000000, /* DENALI_PHY_66_DATA */
@@ -788,11 +788,11 @@ struct rk3399_sdram_params params = {
0x00000000, /* DENALI_PHY_184_DATA */
0x00000000, /* DENALI_PHY_185_DATA */
0x00000000, /* DENALI_PHY_186_DATA */
- 0x02800280, /* DENALI_PHY_187_DATA */
- 0x02800280, /* DENALI_PHY_188_DATA */
- 0x02800280, /* DENALI_PHY_189_DATA */
- 0x02800280, /* DENALI_PHY_190_DATA */
- 0x00000280, /* DENALI_PHY_191_DATA */
+ 0x02600260, /* DENALI_PHY_187_DATA */
+ 0x02600260, /* DENALI_PHY_188_DATA */
+ 0x02600260, /* DENALI_PHY_189_DATA */
+ 0x02600260, /* DENALI_PHY_190_DATA */
+ 0x00000260, /* DENALI_PHY_191_DATA */
0x00000000, /* DENALI_PHY_192_DATA */
0x00000000, /* DENALI_PHY_193_DATA */
0x00000000, /* DENALI_PHY_194_DATA */
@@ -916,11 +916,11 @@ struct rk3399_sdram_params params = {
0x00000000, /* DENALI_PHY_312_DATA */
0x00000000, /* DENALI_PHY_313_DATA */
0x00000000, /* DENALI_PHY_314_DATA */
- 0x02800280, /* DENALI_PHY_315_DATA */
- 0x02800280, /* DENALI_PHY_316_DATA */
- 0x02800280, /* DENALI_PHY_317_DATA */
- 0x02800280, /* DENALI_PHY_318_DATA */
- 0x00000280, /* DENALI_PHY_319_DATA */
+ 0x02600260, /* DENALI_PHY_315_DATA */
+ 0x02600260, /* DENALI_PHY_316_DATA */
+ 0x02600260, /* DENALI_PHY_317_DATA */
+ 0x02600260, /* DENALI_PHY_318_DATA */
+ 0x00000260, /* DENALI_PHY_319_DATA */
0x00000000, /* DENALI_PHY_320_DATA */
0x00000000, /* DENALI_PHY_321_DATA */
0x00000000, /* DENALI_PHY_322_DATA */
@@ -1044,11 +1044,11 @@ struct rk3399_sdram_params params = {
0x00000000, /* DENALI_PHY_440_DATA */
0x00000000, /* DENALI_PHY_441_DATA */
0x00000000, /* DENALI_PHY_442_DATA */
- 0x02800280, /* DENALI_PHY_443_DATA */
- 0x02800280, /* DENALI_PHY_444_DATA */
- 0x02800280, /* DENALI_PHY_445_DATA */
- 0x02800280, /* DENALI_PHY_446_DATA */
- 0x00000280, /* DENALI_PHY_447_DATA */
+ 0x02600260, /* DENALI_PHY_443_DATA */
+ 0x02600260, /* DENALI_PHY_444_DATA */
+ 0x02600260, /* DENALI_PHY_445_DATA */
+ 0x02600260, /* DENALI_PHY_446_DATA */
+ 0x00000260, /* DENALI_PHY_447_DATA */
0x00000000, /* DENALI_PHY_448_DATA */
0x00000000, /* DENALI_PHY_449_DATA */
0x00000000, /* DENALI_PHY_450_DATA */