summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@chromium.org>2015-07-13 19:25:01 +0200
committerPatrick Georgi <pgeorgi@google.com>2015-07-14 15:44:57 +0200
commitad0dda767b9fc1357450e4de04bdf276c7bb40f1 (patch)
tree817948219a25e1fb1cf48c18c9688ffd06ad5823 /src/mainboard
parentec505ad21c923c114a16b2710a0113f657765430 (diff)
downloadcoreboot-ad0dda767b9fc1357450e4de04bdf276c7bb40f1.tar.xz
getac/p470: initialize timestamps in romstage
Change-Id: I2f43684bbdd48f30039fe09275043ddf203d447c Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: http://review.coreboot.org/10907 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/getac/p470/romstage.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/mainboard/getac/p470/romstage.c b/src/mainboard/getac/p470/romstage.c
index 6205aed8ee..22a14c2c20 100644
--- a/src/mainboard/getac/p470/romstage.c
+++ b/src/mainboard/getac/p470/romstage.c
@@ -34,6 +34,7 @@
#include <northbridge/intel/i945/i945.h>
#include <northbridge/intel/i945/raminit.h>
#include <southbridge/intel/i82801gx/i82801gx.h>
+#include <timestamp.h>
#include "option_table.h"
void setup_ich7_gpios(void)
@@ -267,6 +268,9 @@ void main(unsigned long bist)
{
int s3resume = 0;
+ timestamp_init(timestamp_get());
+ timestamp_add_now(TS_START_ROMSTAGE);
+
if (bist == 0)
enable_lapic();