summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorMarc Jones <marcjones@sysproconsulting.com>2020-11-03 09:58:26 -0700
committerMarc Jones <marc@marcjonesconsulting.com>2020-11-07 16:29:09 +0000
commitfc62013fd11662e8627ba55694c611e994705d0a (patch)
tree39f7de3b17fcc3c53eb4dcd200870c5dec9d5125 /src/mainboard
parentd13d7c27353cade44f0718d956f2689aa5d4f391 (diff)
downloadcoreboot-fc62013fd11662e8627ba55694c611e994705d0a.tar.xz
mainboard/ocp/tiogapass: Add xeon_sp pch.asl
Use the xeon_sp pch.asl to include the intel common lpc.asl. Change-Id: I22ee9d325888808a9c775ecee0591b661e2bba4e Signed-off-by: Marc Jones <marcjones@sysproconsulting.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47305 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jay Talbott <JayTalbott@sysproconsulting.com> Reviewed-by: Javier Galindo <javiergalindo@sysproconsulting.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/ocp/tiogapass/dsdt.asl4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/mainboard/ocp/tiogapass/dsdt.asl b/src/mainboard/ocp/tiogapass/dsdt.asl
index ddc716093f..7905a9c5ef 100644
--- a/src/mainboard/ocp/tiogapass/dsdt.asl
+++ b/src/mainboard/ocp/tiogapass/dsdt.asl
@@ -15,4 +15,8 @@ DefinitionBlock(
#include <soc/intel/xeon_sp/acpi/globalnvs.asl>
#include <cpu/intel/common/acpi/cpu.asl>
#include <soc/intel/xeon_sp/acpi/uncore.asl>
+ Scope (\_SB.PC00)
+ {
+ #include <soc/intel/xeon_sp/acpi/pch.asl>
+ }
}