summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorMikolaj Walczak <mwalczak@fb.com>2018-09-06 07:05:16 -0700
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2018-09-07 10:59:58 +0000
commitfad5395879bc7c8834587393296fa98d3c6dda95 (patch)
tree10046f43d12009546bec025a017bbb739f6e5b80 /src/mainboard
parentdd5411a8b1c7d94de98eab3a23e655a7267d818c (diff)
downloadcoreboot-fad5395879bc7c8834587393296fa98d3c6dda95.tar.xz
wedge100s: Add TPM support
Change-Id: Id7e8ad63de2a6094c66cbd47ae9b7707a9af4e81 Signed-off-by: Mikolaj Walczak <mwalczak@fb.com> Reviewed-on: https://review.coreboot.org/28529 Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/ocp/wedge100s/Kconfig2
-rw-r--r--src/mainboard/ocp/wedge100s/devicetree.cb6
2 files changed, 7 insertions, 1 deletions
diff --git a/src/mainboard/ocp/wedge100s/Kconfig b/src/mainboard/ocp/wedge100s/Kconfig
index 56bd2bb33b..5d4349d377 100644
--- a/src/mainboard/ocp/wedge100s/Kconfig
+++ b/src/mainboard/ocp/wedge100s/Kconfig
@@ -13,6 +13,8 @@ config BOARD_SPECIFIC_OPTIONS
select FSP_EHCI1_ENABLE
select MRC_CACHE_FMAP
select ENABLE_FSP_FAST_BOOT
+ select MAINBOARD_HAS_LPC_TPM
+ select MAINBOARD_HAS_TPM1
config MAINBOARD_DIR
string
diff --git a/src/mainboard/ocp/wedge100s/devicetree.cb b/src/mainboard/ocp/wedge100s/devicetree.cb
index 30d99c22eb..3d66d0d361 100644
--- a/src/mainboard/ocp/wedge100s/devicetree.cb
+++ b/src/mainboard/ocp/wedge100s/devicetree.cb
@@ -7,7 +7,11 @@ chip soc/intel/fsp_broadwell_de
device pci 14.0 on end # xHCI Controller
device pci 19.0 on end # Gigabit LAN Controller
device pci 1d.0 on end # EHCI Controller
- device pci 1f.0 on end # LPC Bridge
+ device pci 1f.0 on
+ chip drivers/pc80/tpm
+ device pnp 0c31.0 on end
+ end
+ end # LPC Bridge
device pci 1f.2 on end # SATA Controller
device pci 1f.3 on end # SMBus Controller
device pci 1f.5 on end # SATA Controller