diff options
author | Elyes HAOUAS <ehaouas@noos.fr> | 2018-08-09 18:55:58 +0200 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2018-08-10 21:25:53 +0000 |
commit | 3d45000c9cab2e5e5cac11a0a6af9abdce8aa80d (patch) | |
tree | 7b5096ca1f81fecf70418020aba184e446f995e0 /src/northbridge/amd/amdmct/wrappers/mcti_d.c | |
parent | 1895838e7a3807a6fce324f0dfed193a3821f6df (diff) | |
download | coreboot-3d45000c9cab2e5e5cac11a0a6af9abdce8aa80d.tar.xz |
src: Fix typo
Change-Id: I689c5663ef59861f79b68220abd146144f7618de
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/27988
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/northbridge/amd/amdmct/wrappers/mcti_d.c')
-rw-r--r-- | src/northbridge/amd/amdmct/wrappers/mcti_d.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/amd/amdmct/wrappers/mcti_d.c b/src/northbridge/amd/amdmct/wrappers/mcti_d.c index 3d9ff3ec14..bcf3ddc7fd 100644 --- a/src/northbridge/amd/amdmct/wrappers/mcti_d.c +++ b/src/northbridge/amd/amdmct/wrappers/mcti_d.c @@ -170,7 +170,7 @@ u16 mctGet_NVbits(u8 index) case NV_SPDCHK_RESTRT: val = 0; /* Exit current node initialization if any DIMM has SPD checksum error */ //val = 1; /* Ignore faulty SPD checksum (DIMM will still be disabled), continue current node initialization */ - //val = 2; /* Override faulty SPD checksum (DIMM will be enabled), continue current node intialization */ + //val = 2; /* Override faulty SPD checksum (DIMM will be enabled), continue current node initialization */ if (get_option(&nvram, "dimm_spd_checksum") == CB_SUCCESS) val = nvram & 0x3; |