summaryrefslogtreecommitdiff
path: root/src/northbridge/amd/pi/agesawrapper.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2015-10-30 16:45:21 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-11-09 14:00:38 +0100
commit3ff36b05cd100c178552971cc0c0bfdd0970a8fe (patch)
tree18619656c23d7488164b2667b207028cae5bd92f /src/northbridge/amd/pi/agesawrapper.c
parentf8537c1cd18ad4653672afaf8b881658a2470799 (diff)
downloadcoreboot-3ff36b05cd100c178552971cc0c0bfdd0970a8fe.tar.xz
AMD binaryPI: Allow fine-tuning platform memory configuration
The RDK amd/db-ft3b-lc board will use this for on-board DDR3. Change-Id: I2ffd38e7e949d3a60487e91188ddaab04b03d4b2 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/12358 Tested-by: build bot (Jenkins) Reviewed-by: Zheng Bao <zheng.bao@amd.com>
Diffstat (limited to 'src/northbridge/amd/pi/agesawrapper.c')
-rw-r--r--src/northbridge/amd/pi/agesawrapper.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/northbridge/amd/pi/agesawrapper.c b/src/northbridge/amd/pi/agesawrapper.c
index ec435399ee..b1e514a145 100644
--- a/src/northbridge/amd/pi/agesawrapper.c
+++ b/src/northbridge/amd/pi/agesawrapper.c
@@ -26,6 +26,8 @@
VOID FchInitS3LateRestore (IN FCH_DATA_BLOCK *FchDataPtr);
VOID FchInitS3EarlyRestore (IN FCH_DATA_BLOCK *FchDataPtr);
+void __attribute__((weak)) OemPostParams(AMD_POST_PARAMS *PostParams) {}
+
#define FILECODE UNASSIGNED_FILE_FILECODE
#ifndef __PRE_RAM__
@@ -132,6 +134,8 @@ AGESA_STATUS agesawrapper_amdinitpost(void)
AmdCreateStruct (&AmdParamStruct);
PostParams = (AMD_POST_PARAMS *)AmdParamStruct.NewStructPtr;
+ OemPostParams(PostParams);
+
// Do not use IS_ENABLED here. CONFIG_GFXUMA should always have a value. Allow
// the compiler to flag the error if CONFIG_GFXUMA is not set.
PostParams->MemConfig.UmaMode = CONFIG_GFXUMA ? UMA_AUTO : UMA_NONE;