diff options
| author | Philip Chen <philipchen@google.com> | 2019-04-05 15:26:13 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-04-09 17:23:33 +0000 |
| commit | 61d365fafdb2100aabf4d39bf525e5364d1db5e8 (patch) | |
| tree | 7280efc1d816d65c1555a8c167cca28735e0ba06 /src/northbridge/amd | |
| parent | 15589b4e56081b5d15e8c8f3c0e5185d62573299 (diff) | |
| download | coreboot-61d365fafdb2100aabf4d39bf525e5364d1db5e8.tar.xz | |
mb/google/hatch: Support 16MiB fmap
Add a fmd file for 16MiB fmap, so that we can support
both 16MiB / 32MiB SPI flash ROM chips.
BUG=b:129464811
TEST=build hatch firmware image with 16MiB fmap and
verify fmap is updated by 'fuility dump_fmap'
Change-Id: Ifc0103c7fd0d99439f40a31d23422401a6dce826
Signed-off-by: Philip Chen <philipchen@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32219
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/northbridge/amd')
0 files changed, 0 insertions, 0 deletions