summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/e7501
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2010-02-15 23:10:19 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2010-02-15 23:10:19 +0000
commitc70e9fc2337519fc8ef6faca5bccb0e92e68675d (patch)
tree42c4968252de9924a4e3525515d9b2c21f5813a2 /src/northbridge/intel/e7501
parentd37d2221843004c56c116dfbea4a47a955f76a85 (diff)
downloadcoreboot-c70e9fc2337519fc8ef6faca5bccb0e92e68675d.tar.xz
Various license header consistency fixes (trivial).
- Consistently use the same wording and formatting for all license headers. - Remove useless whitespace, add missing whitespace, fix indentation. - Add missing "This file is part of the coreboot project." where needed. - Change "(C) Copyright John Doe" to "Copyright (C) John Doe" for consistency. - Add some missing "(C)" strings and copyright years where needed. - Move random comments and file descriptions out of the license header. - Drop incorrect file descriptions completely (e.g. lpc47m10x/Makefile.inc). There should be no changes in _content_ of the license headers, if you spot such changes that's a bug, please report! Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5127 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/northbridge/intel/e7501')
-rw-r--r--src/northbridge/intel/e7501/e7501.h5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/northbridge/intel/e7501/e7501.h b/src/northbridge/intel/e7501/e7501.h
index 6418677f07..32a26dac14 100644
--- a/src/northbridge/intel/e7501/e7501.h
+++ b/src/northbridge/intel/e7501/e7501.h
@@ -1,5 +1,5 @@
/*
- * e7501.h: PCI configuration space for the Intel E7501 memory controller
+ * This file is part of the coreboot project.
*
* Copyright (C) 2005 Digital Design Corporation
*
@@ -18,6 +18,9 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
+/*
+ * e7501.h: PCI configuration space for the Intel E7501 memory controller
+ */
/************ D0:F0 ************/
// Register offsets