summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/e7505
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2015-05-29 16:18:01 +0200
committerVladimir Serbinenko <phcoder@gmail.com>2015-06-09 19:52:27 +0200
commitc16e9dfa18cb37b40ef7eef87f22385215b04ec2 (patch)
tree9d9445c8bf36bb359b6fdc6f84bb3e0095962b23 /src/northbridge/intel/e7505
parent4fbac465246d3cdfc91d4331be5a567f8783cc6f (diff)
downloadcoreboot-c16e9dfa18cb37b40ef7eef87f22385215b04ec2.tar.xz
Create i945-ivy smm tseg init based on ivy code.
CPU-side logic is unchanged for this range of CPUs as long as all of them use TSEG (or ASEG, just needs to be consistent). So uplift 206ax code while extracting southbridge and APIC code into separate functions. Change-Id: Ib365681d1da8115922c557fddcc59afc156826da Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/10465 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'src/northbridge/intel/e7505')
0 files changed, 0 insertions, 0 deletions