diff options
author | Nico Huber <nico.h@gmx.de> | 2016-01-09 23:27:16 +0100 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2016-01-14 19:07:45 +0100 |
commit | b851cc69d67a98dd4df43e4ac8b56b7533aa13b6 (patch) | |
tree | f9923b8e67a379253e0a71967b1ef8cccdbdaeef /src/northbridge/intel/gm45/chip.h | |
parent | c3571da2633c6de4f856e8b8d700526573212894 (diff) | |
download | coreboot-b851cc69d67a98dd4df43e4ac8b56b7533aa13b6.tar.xz |
nb/intel/gm45: Backport configuration of panel power timings
Register settings are the same as on newer chips (compare sandy-
bridge), just at different locations.
Change-Id: Iea0359165074298a376e0e2ca8f37f71b83ac335
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/12885
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/northbridge/intel/gm45/chip.h')
-rw-r--r-- | src/northbridge/intel/gm45/chip.h | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/src/northbridge/intel/gm45/chip.h b/src/northbridge/intel/gm45/chip.h index de9b512ebb..b537b93633 100644 --- a/src/northbridge/intel/gm45/chip.h +++ b/src/northbridge/intel/gm45/chip.h @@ -20,6 +20,11 @@ #include <drivers/intel/gma/i915.h> struct northbridge_intel_gm45_config { + u16 gpu_panel_power_up_delay; /* T1+T2 time sequence */ + u16 gpu_panel_power_down_delay; /* T3 time sequence */ + u16 gpu_panel_power_backlight_on_delay; /* T5 time sequence */ + u16 gpu_panel_power_backlight_off_delay; /* Tx time sequence */ + u8 gpu_panel_power_cycle_delay; /* T4 time sequence */ struct i915_gpu_controller_info gfx; }; |