summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-02-20 19:41:17 +0100
committerPatrick Georgi <pgeorgi@google.com>2020-02-24 12:56:03 +0000
commitef90609cbb4229ccc242f67c48a8e14273bf0aac (patch)
treebb1ce9a66ee7a0d0458365f284f15a028689816b /src/northbridge/intel/gm45
parent183ad06f522b279328acb70dfba52d31f9ff9c91 (diff)
downloadcoreboot-ef90609cbb4229ccc242f67c48a8e14273bf0aac.tar.xz
src: capitalize 'RAM'
Change-Id: Ia05cb2de1b9f2a36fc9ecc22fb82f0c14da00a76 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39029 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/northbridge/intel/gm45')
-rw-r--r--src/northbridge/intel/gm45/memmap.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/northbridge/intel/gm45/memmap.c b/src/northbridge/intel/gm45/memmap.c
index d34820eb3d..33abc510a1 100644
--- a/src/northbridge/intel/gm45/memmap.c
+++ b/src/northbridge/intel/gm45/memmap.c
@@ -133,8 +133,8 @@ void fill_postcar_frame(struct postcar_frame *pcf)
{
uintptr_t top_of_ram;
- /* Cache 8 MiB region below the top of ram and 2 MiB above top of
- * ram to cover both cbmem as the TSEG region.
+ /* Cache 8 MiB region below the top of RAM and 2 MiB above top of
+ * RAM to cover both cbmem as the TSEG region.
*/
top_of_ram = (uintptr_t)cbmem_top();
postcar_frame_add_mtrr(pcf, top_of_ram - 8*MiB, 8*MiB,