summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/fffcbf28.asm
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2020-04-05 00:38:57 +0800
committerIru Cai <mytbk920423@gmail.com>2020-04-05 00:40:56 +0800
commit9c2367e0020bca3f8ad96ee2d6585a3a07ee731d (patch)
tree3c25cab5dab54164738378ef8fc4a61f66dd4e88 /src/northbridge/intel/haswell/fffcbf28.asm
parentad1a8b5aca9ca1be677b7e5935e8d9d0a78df3a1 (diff)
downloadcoreboot-9c2367e0020bca3f8ad96ee2d6585a3a07ee731d.tar.xz
rename more functionshaswell-mrc
Diffstat (limited to 'src/northbridge/intel/haswell/fffcbf28.asm')
-rw-r--r--src/northbridge/intel/haswell/fffcbf28.asm20
1 files changed, 10 insertions, 10 deletions
diff --git a/src/northbridge/intel/haswell/fffcbf28.asm b/src/northbridge/intel/haswell/fffcbf28.asm
index ce8479be18..54e79a1d4f 100644
--- a/src/northbridge/intel/haswell/fffcbf28.asm
+++ b/src/northbridge/intel/haswell/fffcbf28.asm
@@ -4,11 +4,11 @@ extern MrcFastBootPermitted
extern MrcRestoreNonTrainingValues
extern MrcMcCapabilityPreSpd
extern MrcSpdProcessing
-extern fcn_fffa782c
-extern fcn_fffa7a1c
-extern fcn_fffa56ac
-extern fcn_fffc7720
-extern fcn_fffbd7da
+extern MrcSetOverrides
+extern MrcMcCapability
+extern MrcMcConfiguration
+extern MrcSetMemoryMap
+extern MrcResetSequence
extern fcn_fffb8c0b
extern fcn_fffb3f6c
extern fcn_fffab4c0
@@ -69,19 +69,19 @@ dd 0xff3f0000
dd MrcSpdProcessing
dd 0x0003dd20
dd 0xff310000
-dd fcn_fffa782c
+dd MrcSetOverrides
dd 0x0006dd21
dd 0xff3f0000
-dd fcn_fffa7a1c
+dd MrcMcCapability
dd 0x0007dd22
dd 0xff3f0000
-dd fcn_fffa56ac
+dd MrcMcConfiguration
dd 0x0008dd23
dd 0xff3f0000
-dd fcn_fffc7720
+dd MrcSetMemoryMap
dd 0x0009dd24
dd 0xff3f0000
-dd fcn_fffbd7da
+dd MrcResetSequence
dd 0x000add26
dd 0xff330000
dd fcn_fffb8c0b