diff options
author | Iru Cai <mytbk920423@gmail.com> | 2020-04-05 00:04:45 +0800 |
---|---|---|
committer | Iru Cai <mytbk920423@gmail.com> | 2020-04-05 00:04:45 +0800 |
commit | ad1a8b5aca9ca1be677b7e5935e8d9d0a78df3a1 (patch) | |
tree | 5b91ecb2650b9b0d61a41fb0cca79763c7393896 /src/northbridge/intel/haswell/fffcbf28.asm | |
parent | 38492900e1b7059b00229e959dc7e5c9367dccd5 (diff) | |
download | coreboot-ad1a8b5aca9ca1be677b7e5935e8d9d0a78df3a1.tar.xz |
rename some functions from MRC code
Diffstat (limited to 'src/northbridge/intel/haswell/fffcbf28.asm')
-rw-r--r-- | src/northbridge/intel/haswell/fffcbf28.asm | 18 |
1 files changed, 9 insertions, 9 deletions
diff --git a/src/northbridge/intel/haswell/fffcbf28.asm b/src/northbridge/intel/haswell/fffcbf28.asm index a68b9cea93..ce8479be18 100644 --- a/src/northbridge/intel/haswell/fffcbf28.asm +++ b/src/northbridge/intel/haswell/fffcbf28.asm @@ -1,9 +1,9 @@ global ref_fffcbf28 -extern fcn_fffaa884 -extern fcn_fffaa6af -extern fcn_fffa78a0 -extern fcn_fffb8689 +extern MrcFastBootPermitted +extern MrcRestoreNonTrainingValues +extern MrcMcCapabilityPreSpd +extern MrcSpdProcessing extern fcn_fffa782c extern fcn_fffa7a1c extern fcn_fffa56ac @@ -54,19 +54,19 @@ extern fcn_fffa8fb6 extern dummy_func ref_fffcbf28: -dd fcn_fffaa884 +dd MrcFastBootPermitted dd 0x0000dd1b dd 0xff320000 -dd fcn_fffaa6af +dd MrcRestoreNonTrainingValues dd 0x0001dd1c dd 0xff3e0000 -dd dummy_func +dd dummy_func ; MrcSetOverridesPreSpd dd 0x0004dd1e dd 0xff3f0000 -dd fcn_fffa78a0 +dd MrcMcCapabilityPreSpd dd 0x0005dd1f dd 0xff3f0000 -dd fcn_fffb8689 +dd MrcSpdProcessing dd 0x0003dd20 dd 0xff310000 dd fcn_fffa782c |