summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/i945/i945.h
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-03-28 14:06:55 +0200
committerAngel Pons <th3fanbus@gmail.com>2021-04-05 13:02:27 +0000
commita60b42a26abd720d81db35578d54c77c799d67cb (patch)
tree7bcfe3b4a2ba1253d64e260874cc502c7abdb5ae /src/northbridge/intel/i945/i945.h
parent6c6e0492829771a63c5c175d5c7f431fc7447442 (diff)
downloadcoreboot-a60b42a26abd720d81db35578d54c77c799d67cb.tar.xz
nb/intel/i945: Refactor `dump_spd_registers` function
Use the mainboard-provided SPD map and skip unused addresses. Change-Id: I2b5b71cff290343c1000d5613209049fa9724e3d Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51899 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Diffstat (limited to 'src/northbridge/intel/i945/i945.h')
-rw-r--r--src/northbridge/intel/i945/i945.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/i945/i945.h b/src/northbridge/intel/i945/i945.h
index fe06afc8ec..d8993acdf0 100644
--- a/src/northbridge/intel/i945/i945.h
+++ b/src/northbridge/intel/i945/i945.h
@@ -337,7 +337,7 @@ void i945_late_initialization(int s3resume);
void print_pci_devices(void);
void dump_pci_device(unsigned int dev);
void dump_pci_devices(void);
-void dump_spd_registers(void);
+void dump_spd_registers(u8 spd_map[4]);
void sdram_dump_mchbar_registers(void);
u32 decode_igd_memory_size(u32 gms);