summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/i945
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-03 21:28:40 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-07 05:42:15 +0000
commitfe481eb3e5e8e8d39d892bfcfe085bc7d49ff886 (patch)
treeb0e0c39376de50d41f3d6e21ed4b3aa47262d897 /src/northbridge/intel/i945
parente119d86ca87937d45e67d00da722c28ac7ceaa9e (diff)
downloadcoreboot-fe481eb3e5e8e8d39d892bfcfe085bc7d49ff886.tar.xz
northbridge/intel: Rename ram_calc.c to memmap.c
Use a name consistent with the more recent soc/intel. Change-Id: Ie69583f28f384eb49517203e1c3867f27e6272de Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34699 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/northbridge/intel/i945')
-rw-r--r--src/northbridge/intel/i945/Makefile.inc6
-rw-r--r--src/northbridge/intel/i945/memmap.c (renamed from src/northbridge/intel/i945/ram_calc.c)0
2 files changed, 3 insertions, 3 deletions
diff --git a/src/northbridge/intel/i945/Makefile.inc b/src/northbridge/intel/i945/Makefile.inc
index ffeabdc678..47b4c5166b 100644
--- a/src/northbridge/intel/i945/Makefile.inc
+++ b/src/northbridge/intel/i945/Makefile.inc
@@ -15,12 +15,12 @@
ifeq ($(CONFIG_NORTHBRIDGE_INTEL_I945),y)
-ramstage-y += ram_calc.c
+ramstage-y += memmap.c
ramstage-y += northbridge.c
ramstage-y += gma.c
ramstage-y += acpi.c
-romstage-y += ram_calc.c
+romstage-y += memmap.c
romstage-y += raminit.c
romstage-y += early_init.c
romstage-y += errata.c
@@ -29,6 +29,6 @@ romstage-y += rcven.c
smm-y += udelay.c
-postcar-y += ram_calc.c
+postcar-y += memmap.c
endif
diff --git a/src/northbridge/intel/i945/ram_calc.c b/src/northbridge/intel/i945/memmap.c
index ac1499e0fc..ac1499e0fc 100644
--- a/src/northbridge/intel/i945/ram_calc.c
+++ b/src/northbridge/intel/i945/memmap.c