summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/northbridge.c
diff options
context:
space:
mode:
authorMartin Roth <martinroth@google.com>2017-06-07 12:09:41 -0600
committerMartin Roth <martinroth@google.com>2017-06-27 16:06:53 +0000
commit33906d2347e6cd32a7dd4cda1f7bd27b2d660241 (patch)
tree3fbcc31b598193fcf192681e553635b733f91ad7 /src/northbridge/intel/sandybridge/northbridge.c
parent07cca22c2278ba17aae4d66090d7b968b2cb8fe2 (diff)
downloadcoreboot-33906d2347e6cd32a7dd4cda1f7bd27b2d660241.tar.xz
util/blobtool: add spec files for DDR3 SPDs
Because of how blobtool works, we need different files for the 128 and 256 byte versions. Change-Id: I9a3a532515eaeeb65ae05ce4f7a37c88500c6193 Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/20094 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/northbridge/intel/sandybridge/northbridge.c')
0 files changed, 0 insertions, 0 deletions