summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/pei_data.h
diff options
context:
space:
mode:
authorVadim Bendebury <vbendeb@chromium.org>2012-06-07 18:47:13 -0700
committerRonald G. Minnich <rminnich@gmail.com>2012-11-14 05:19:21 +0100
commit48a4a7f24453e8fd0672146d78d7790539c6a2f8 (patch)
tree645bcce02a07405fb7e47ed24ec32ab9830f7781 /src/northbridge/intel/sandybridge/pei_data.h
parenta42e2f4daaa9537eeea41f68eae1ef16265f4010 (diff)
downloadcoreboot-48a4a7f24453e8fd0672146d78d7790539c6a2f8.tar.xz
Provide MRC with a console printing callback function
Let memory initialization code use the coreboot romstage console. This simplifies the code and makes sure that all output is available in /sys/firmware/log. The pei_data structure is modified to allow passing the console output function pointer. Romstage console_tx_byte() is used for this purpose. Change-Id: I722cfcb9ff0cf527c12cb6cac09d77ef17b588e0 Signed-off-by: Vadim Bendebury <vbendeb@chromium.org> Reviewed-on: http://review.coreboot.org/1823 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martin@se-eng.com> Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/northbridge/intel/sandybridge/pei_data.h')
-rw-r--r--src/northbridge/intel/sandybridge/pei_data.h4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/pei_data.h b/src/northbridge/intel/sandybridge/pei_data.h
index cda08b2d3f..5bb3b38a13 100644
--- a/src/northbridge/intel/sandybridge/pei_data.h
+++ b/src/northbridge/intel/sandybridge/pei_data.h
@@ -30,7 +30,8 @@
#ifndef PEI_DATA_H
#define PEI_DATA_H
-#define PEI_VERSION 1
+typedef void (*tx_byte_func)(unsigned char byte);
+#define PEI_VERSION 2
struct pei_data
{
uint32_t pei_version;
@@ -93,6 +94,7 @@ struct pei_data
* spd_address for a given "DIMM".
*/
uint8_t spd_data[4][256];
+ tx_byte_func tx_byte;
} __attribute__((packed));
#endif