summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-11-10 11:50:21 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-12-11 09:12:48 +0100
commit43e9c93eba3767f990aba518ef3e38c7a8892212 (patch)
tree0e3bcf144bb80d8fca6edf46c822b48b16797da3 /src/northbridge/intel
parent803acfa064c7e58901193571a0c293a19abb60f7 (diff)
downloadcoreboot-43e9c93eba3767f990aba518ef3e38c7a8892212.tar.xz
ACPI S3: Flip ACPI_HUGE_LOWMEM_BACKUP default
Except fo nehalem, K8, f10 and f15 (non-AGESA) romstage ramstack is placed in CBMEM and ramstage loader takes care of tiny backup. Change-Id: I8477944f48ed2493d0a5e436a4088eb9fc3d59c5 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/17358 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/nehalem/Kconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/northbridge/intel/nehalem/Kconfig b/src/northbridge/intel/nehalem/Kconfig
index 884660ad88..281f7279bc 100644
--- a/src/northbridge/intel/nehalem/Kconfig
+++ b/src/northbridge/intel/nehalem/Kconfig
@@ -21,6 +21,7 @@ config NORTHBRIDGE_INTEL_NEHALEM
select TSC_MONOTONIC_TIMER
select INTEL_GMA_ACPI
select NORTHBRIDGE_INTEL_COMMON_MRC_CACHE
+ select ACPI_HUGE_LOWMEM_BACKUP
if NORTHBRIDGE_INTEL_NEHALEM