summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorKeith Hui <buurin@gmail.com>2020-04-29 16:16:26 -0400
committerPatrick Georgi <pgeorgi@google.com>2020-05-04 09:39:06 +0000
commit336d9a214843c4312eea9f00f2ce7c74ca87500b (patch)
treeff6fd65e40a0b934c4911ef4eb92b4367e0f543a /src/northbridge/intel
parent40a3888128f6cd967666eaaf158c40185368baf9 (diff)
downloadcoreboot-336d9a214843c4312eea9f00f2ce7c74ca87500b.tar.xz
sb/intel/i82371eb: Move wakeup code to romstage
This code is needed in romstage, not ramstage. Change-Id: Ic38c3c50fb135fba582864a242348ec29cec2991 Signed-off-by: Keith Hui <buurin@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40965 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/northbridge/intel')
0 files changed, 0 insertions, 0 deletions