summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-06-22 09:21:18 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-12-02 15:56:40 +0000
commit68ec3eb1f0447ab5bc300d1a510e499d3512d5f7 (patch)
tree874974948eab59f6358698cdc3b7f1aaf7dd7d32 /src/northbridge/intel
parentb9aaa337221867f6a6af03b4f81bd46b95b605c3 (diff)
downloadcoreboot-68ec3eb1f0447ab5bc300d1a510e499d3512d5f7.tar.xz
src: Move 'static' to the beginning of declaration
Change-Id: I9b2cc1bb58922d9e32202ea4c20b9aacfe308bad Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33673 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/x4x/dq_dqs.c4
-rw-r--r--src/northbridge/intel/x4x/raminit_ddr23.c6
2 files changed, 5 insertions, 5 deletions
diff --git a/src/northbridge/intel/x4x/dq_dqs.c b/src/northbridge/intel/x4x/dq_dqs.c
index ed372b538f..d48601d300 100644
--- a/src/northbridge/intel/x4x/dq_dqs.c
+++ b/src/northbridge/intel/x4x/dq_dqs.c
@@ -88,7 +88,7 @@ static void set_db(const struct sysinfo *s, struct dll_setting *dq_dqs_setting)
}
}
-const static u8 max_tap[3] = {12, 10, 13};
+static const u8 max_tap[3] = {12, 10, 13};
static int increment_dq_dqs(const struct sysinfo *s,
struct dll_setting *dq_dqs_setting)
@@ -540,7 +540,7 @@ static void set_rank_write_level(struct sysinfo *s, u8 channel, u8 config,
u32 emrs1;
/* Is shifted by bits 2 later so u8 can be used to reduce size */
- const static u8 emrs1_lut[8][4][4]={ /* [Config][Leveling Rank][Rank] */
+ static const u8 emrs1_lut[8][4][4] = { /* [Config][Leveling Rank][Rank] */
{ /* Config 0: 2R2R */
{0x11, 0x00, 0x91, 0x00},
{0x00, 0x11, 0x91, 0x00},
diff --git a/src/northbridge/intel/x4x/raminit_ddr23.c b/src/northbridge/intel/x4x/raminit_ddr23.c
index efdcbb637a..dd48d8ab63 100644
--- a/src/northbridge/intel/x4x/raminit_ddr23.c
+++ b/src/northbridge/intel/x4x/raminit_ddr23.c
@@ -437,7 +437,7 @@ static void program_timings(struct sysinfo *s)
5200
};
- const static u8 ddr3_turnaround_tab[3][6][4] = {
+ static const u8 ddr3_turnaround_tab[3][6][4] = {
{ /* DDR3 800 */
{0x9, 0x7, 0x7, 0x9}, /* CL = 5 */
{0x9, 0x7, 0x8, 0x8}, /* CL = 6 */
@@ -459,7 +459,7 @@ static void program_timings(struct sysinfo *s)
};
/* [DDR freq][0x26F & 1][pagemod] */
- const static u8 ddr2_x252_tab[2][2][2] = {
+ static const u8 ddr2_x252_tab[2][2][2] = {
{ /* DDR2 667 */
{12, 16},
{14, 18}
@@ -470,7 +470,7 @@ static void program_timings(struct sysinfo *s)
}
};
- const static u8 ddr3_x252_tab[3][2][2] = {
+ static const u8 ddr3_x252_tab[3][2][2] = {
{ /* DDR3 800 */
{16, 20},
{18, 22}