summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorGeorg Wicherski <gwicherski@gmail.com>2015-10-15 12:58:04 +0200
committerMartin Roth <martinroth@google.com>2016-03-10 16:54:39 +0100
commit422bf6b47226d68005003c17753fd30685e244c6 (patch)
treec83c1bc7696cdbe974857d5150085869c99d506e /src/northbridge/intel
parent1eb1e3b8bf75984ad0d5b00fc34706f0e8391503 (diff)
downloadcoreboot-422bf6b47226d68005003c17753fd30685e244c6.tar.xz
mainboards/google/auron_paine: add new port
Add a port of Auron_Paine based on upstream Auron and the Auron_Paine code originally from commit bd61dfd in Google branch firmware-paine-6301.58.B . Change-Id: I3a1faec3195a81bb3a6496b8bd610fc8a89e66aa Signed-off-by: Georg Wicherski <gwicherski@gmail.com> Reviewed-on: https://review.coreboot.org/11907 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/northbridge/intel')
0 files changed, 0 insertions, 0 deletions