summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2014-08-12 20:39:28 +0200
committerVladimir Serbinenko <phcoder@gmail.com>2014-08-12 22:28:53 +0200
commitb25a9e9d3035c6e3c6969fed97a5193b95df249f (patch)
treef66ed575dc18a074ba66fc042b216443361d4e29 /src/northbridge/intel
parent32193e1f208191c908a1f8c601291541e86667a2 (diff)
downloadcoreboot-b25a9e9d3035c6e3c6969fed97a5193b95df249f.tar.xz
gm45: Allow coexistance with ME firmware.
Change-Id: I08ca5eec94c70b43789122266d68af149772385c Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/6626 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/gm45/Kconfig11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/northbridge/intel/gm45/Kconfig b/src/northbridge/intel/gm45/Kconfig
index 86249cc2d0..629bae33df 100644
--- a/src/northbridge/intel/gm45/Kconfig
+++ b/src/northbridge/intel/gm45/Kconfig
@@ -34,6 +34,17 @@ config BOOTBLOCK_NORTHBRIDGE_INIT
string
default "northbridge/intel/gm45/bootblock.c"
+config CBFS_SIZE
+ hex "Size of CBFS filesystem in ROM"
+ default 0x100000
+ help
+ On GM45 systems the firmware image may
+ store a lot more than just coreboot, including:
+ - a firmware descriptor
+ - Intel Management Engine firmware
+ This option allows to limit the size of the CBFS portion in the
+ firmware image.
+
config VGA_BIOS_ID
string
default "8086,2a42"