diff options
| author | Jonathan A. Kollasch <jakllsch@kollasch.net> | 2020-02-11 09:03:48 -0600 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-02-18 14:56:26 +0000 |
| commit | d346a19dedf28aecc4a2bce7ab9ee08323b63a1c (patch) | |
| tree | 87b176abb34eddb8ef9bf83e377dc9741bcf6c27 /src/northbridge/intel | |
| parent | bda161b4b5744f98a8b5dfe71c584197f642e1ff (diff) | |
| download | coreboot-d346a19dedf28aecc4a2bce7ab9ee08323b63a1c.tar.xz | |
nb/intel/sandybridge: Add Xeon E3-1200 (v1) hostbridge PCI ID
Change-Id: I70187d09ecdaa8149299cdd8f6f8fc9517b05e15
Signed-off-by: Jonathan A. Kollasch <jakllsch@kollasch.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38865
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/northbridge/intel')
| -rw-r--r-- | src/northbridge/intel/sandybridge/northbridge.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/northbridge.c b/src/northbridge/intel/sandybridge/northbridge.c index 68f8411366..cc8a62ced1 100644 --- a/src/northbridge/intel/sandybridge/northbridge.c +++ b/src/northbridge/intel/sandybridge/northbridge.c @@ -461,7 +461,7 @@ static struct device_operations mc_ops = { }; static const unsigned short pci_device_ids[] = { - 0x0100, 0x0104, /* Sandy Bridge */ + 0x0100, 0x0104, 0x0108, /* Sandy Bridge */ 0x0150, 0x0154, 0x0158, /* Ivy Bridge */ 0 }; |