summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-05-22 20:19:22 +0200
committerFelix Held <felix-coreboot@felixheld.de>2019-06-06 18:56:24 +0000
commitaf159d4416b87adf9c741846bf4feeafa0789f2a (patch)
treea6814e6e03308e288d324396cb319a3c516434f9 /src/northbridge/intel
parent26307c738537d4491f23c06bf00f7bcf29802223 (diff)
downloadcoreboot-af159d4416b87adf9c741846bf4feeafa0789f2a.tar.xz
nb/intel/pineview/raminit.c: Remove variable set but not used
Change-Id: I4faf698e904c461803e867d212c31958119cc0ca Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32941 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/pineview/raminit.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/northbridge/intel/pineview/raminit.c b/src/northbridge/intel/pineview/raminit.c
index 282765efcc..72063cbdad 100644
--- a/src/northbridge/intel/pineview/raminit.c
+++ b/src/northbridge/intel/pineview/raminit.c
@@ -1835,7 +1835,6 @@ static void sdram_dradrb(struct sysinfo *s)
static u8 sampledqs(u32 dqshighaddr, u32 strobeaddr, u8 highlow, u8 count)
{
- volatile u32 strobedata;
u8 dqsmatches = 1;
while (count--) {
MCHBAR8(0x5d8) = MCHBAR8(0x5d8) & ~0x2;
@@ -1843,7 +1842,7 @@ static u8 sampledqs(u32 dqshighaddr, u32 strobeaddr, u8 highlow, u8 count)
MCHBAR8(0x5d8) = MCHBAR8(0x5d8) | 0x2;
hpet_udelay(1);
barrier();
- strobedata = read32((void *)strobeaddr);
+ read32((void *)strobeaddr);
barrier();
hpet_udelay(1);