summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-11-29 12:25:31 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-12-03 13:03:13 +0000
commit4d2d171f02f7b2b238b2b3183af2a756d9377bb7 (patch)
tree165362ef96baa7552b4757d1bf0eac093fcc08f3 /src/northbridge/intel
parentc679b1f3337b44a36b8b7b5822d91040bbaee249 (diff)
downloadcoreboot-4d2d171f02f7b2b238b2b3183af2a756d9377bb7.tar.xz
nb/intel/gm45: Make fetching the blc_pwm freq global
This can be used to select the proper VBT. Change-Id: Id3f6ba3ae31a5ab47f44d207678c1c4a6a43b7ec Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/29925 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/gm45/gm45.h1
-rw-r--r--src/northbridge/intel/gm45/gma.c2
2 files changed, 2 insertions, 1 deletions
diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h
index 5373e5e733..086afd52c2 100644
--- a/src/northbridge/intel/gm45/gm45.h
+++ b/src/northbridge/intel/gm45/gm45.h
@@ -442,6 +442,7 @@ struct blc_pwm_t {
int pwm_freq; /* In Hz */
};
int get_blc_values(const struct blc_pwm_t **entries);
+u16 get_blc_pwm_freq_value(const char *edid_ascii_string);
#if ENV_RAMSTAGE && !defined(__SIMPLE_DEVICE__)
diff --git a/src/northbridge/intel/gm45/gma.c b/src/northbridge/intel/gm45/gma.c
index 64b6a571ba..8acec29370 100644
--- a/src/northbridge/intel/gm45/gma.c
+++ b/src/northbridge/intel/gm45/gma.c
@@ -668,7 +668,7 @@ static u32 freq_to_blc_pwm_ctl(struct device *const dev,
return (blc_mod << 16) | blc_mod;
}
-static u16 get_blc_pwm_freq_value(const char *edid_ascii_string)
+u16 get_blc_pwm_freq_value(const char *edid_ascii_string)
{
static u16 blc_pwm_freq;
const struct blc_pwm_t *blc_pwm;