summaryrefslogtreecommitdiff
path: root/src/northbridge/via/vx900/chrome9hd.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2016-10-05 21:02:23 +0200
committerMartin Roth <martinroth@google.com>2016-10-09 21:36:47 +0200
commite7aeb2f60212077521f7d71a4f485c8f4a26f6c6 (patch)
tree2c9b89bd9d2bd173aaee4f7e36e65217573d1fc7 /src/northbridge/via/vx900/chrome9hd.c
parent83b9703505becf34728a2286a3ad3e6749a4d619 (diff)
downloadcoreboot-e7aeb2f60212077521f7d71a4f485c8f4a26f6c6.tar.xz
src/northbridge/via: Remove commented code
Change-Id: Ic589b26c6c94df12e1fe218d079018db8b38fbd9 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16898 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/northbridge/via/vx900/chrome9hd.c')
-rw-r--r--src/northbridge/via/vx900/chrome9hd.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/northbridge/via/vx900/chrome9hd.c b/src/northbridge/via/vx900/chrome9hd.c
index 03c8e0cf55..c99f10e889 100644
--- a/src/northbridge/via/vx900/chrome9hd.c
+++ b/src/northbridge/via/vx900/chrome9hd.c
@@ -306,7 +306,6 @@ static void chrome9hd_init(device_t dev)
vga_misc_mask(1 << 0, 1 << 0);
/* FIXME: recheck; Enable Base VGA 16 Bits Decode */
- ////pci_mod_config8(host, 0x4e, 0, 1<<4);
u32 fb_address = pci_read_config32(dev, PCI_BASE_ADDRESS_2);
fb_address &= ~0x0F;