diff options
| author | Marshall Dawson <marshalldawson3rd@gmail.com> | 2017-11-10 09:59:56 -0700 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2017-11-14 17:17:06 +0000 |
| commit | 5e2e74f981ec444d326e8fa4c79396bc428ac528 (patch) | |
| tree | 6c52612e2056d75a7d3f0b610cb59adb06b21791 /src/northbridge | |
| parent | 7465b9dc8d9073681b5a2b8ec3ab687156f1bc2b (diff) | |
| download | coreboot-5e2e74f981ec444d326e8fa4c79396bc428ac528.tar.xz | |
amd/stoneyridge: Replace BIT(n) in southbridge
Use more descriptive #define values for the ACPI features and
register decoding.
Change-Id: Iaaf9f9bd5761001bc4bfe6b64a6c72b1f04844bd
Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-on: https://review.coreboot.org/22427
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/northbridge')
0 files changed, 0 insertions, 0 deletions