summaryrefslogtreecommitdiff
path: root/src/northbridge
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-05-07 00:48:35 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-05-08 15:27:41 +0000
commitd8abb266f45e573967f4375c289998fb844e90a4 (patch)
tree9fd73bda45224fc457fd87a491708d927cbf96d8 /src/northbridge
parente91af4dc159accb63f341482fbec0728cb20a4ee (diff)
downloadcoreboot-d8abb266f45e573967f4375c289998fb844e90a4.tar.xz
nb/intel/haswell/northbridge.c: Fix typo
`TESGMB` => `TSEGMB` Change-Id: Id48bed068f9d2be7201e7fa120b00608f6fe2f98 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41109 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Michael Niewöhner Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/northbridge')
-rw-r--r--src/northbridge/intel/haswell/northbridge.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/haswell/northbridge.c b/src/northbridge/intel/haswell/northbridge.c
index 552f032de5..099e7f0dc0 100644
--- a/src/northbridge/intel/haswell/northbridge.c
+++ b/src/northbridge/intel/haswell/northbridge.c
@@ -255,7 +255,7 @@ static struct map_entry memory_map[NUM_MAP_ENTRIES] = {
[TOLUD_REG] = MAP_ENTRY_BASE_32(TOLUD, "TOLUD"),
[BDSM_REG] = MAP_ENTRY_BASE_32(BDSM, "BDSM"),
[BGSM_REG] = MAP_ENTRY_BASE_32(BGSM, "BGSM"),
- [TSEG_REG] = MAP_ENTRY_BASE_32(TSEG, "TESGMB"),
+ [TSEG_REG] = MAP_ENTRY_BASE_32(TSEG, "TSEGMB"),
};
static void mc_read_map_entries(struct device *dev, uint64_t *values)