summaryrefslogtreecommitdiff
path: root/src/northbridge
diff options
context:
space:
mode:
authorJonathan Kollasch <jakllsch@kollasch.net>2010-10-02 12:51:38 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2010-10-02 12:51:38 +0000
commitebe6d5820a497aea624ef9f20a4db93fe29af0ca (patch)
treeb4552f6803b3852abe790533c406750c34ebcafc /src/northbridge
parent42f58277ef9325a88629ef6b55b784a61d4c4fb9 (diff)
downloadcoreboot-ebe6d5820a497aea624ef9f20a4db93fe29af0ca.tar.xz
Fix spelling/typos in comments.
Signed-off-by: Jonathan Kollasch <jakllsch@kollasch.net> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5904 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/northbridge')
-rw-r--r--src/northbridge/amd/amdk8/misc_control.c16
1 files changed, 8 insertions, 8 deletions
diff --git a/src/northbridge/amd/amdk8/misc_control.c b/src/northbridge/amd/amdk8/misc_control.c
index 5d51f036cb..fa90a55ca5 100644
--- a/src/northbridge/amd/amdk8/misc_control.c
+++ b/src/northbridge/amd/amdk8/misc_control.c
@@ -1,6 +1,6 @@
/* Turn off machine check triggers when reading
- * pci space where there are no devices.
- * This is necessary when scaning the bus for
+ * PCI space where there are no devices.
+ * This is necessary when scanning the bus for
* devices which is done by the kernel
*
* written in 2003 by Eric Biederman
@@ -26,13 +26,13 @@
*
* @param
*
- * There is only one AGP aperture resource needed. The resoruce is added to
+ * There is only one AGP aperture resource needed. The resource is added to
* the northbridge of BSP.
*
* The same trick can be used to augment legacy VGA resources which can
- * be detect by generic pci reousrce allocator for VGA devices.
+ * be detect by generic PCI resource allocator for VGA devices.
* BAD: it is more tricky than I think, the resource allocation code is
- * implemented in a way to NOT DOING legacy VGA resource allcation on
+ * implemented in a way to NOT DOING legacy VGA resource allocation on
* purpose :-(.
*/
static void mcf3_read_resources(device_t dev)
@@ -42,7 +42,7 @@ static void mcf3_read_resources(device_t dev)
/* Read the generic PCI resources */
pci_dev_read_resources(dev);
- /* If we are not the first processor don't allocate the gart apeture */
+ /* If we are not the first processor don't allocate the GART aperture */
if (dev->path.pci.devfn != PCI_DEVFN(0x18, 3)) {
return;
}
@@ -51,7 +51,7 @@ static void mcf3_read_resources(device_t dev)
get_option(&iommu, "iommu");
if (iommu) {
- /* Add a Gart apeture resource */
+ /* Add a GART aperture resource */
resource = new_resource(dev, 0x94);
resource->size = CONFIG_AGP_APERTURE_SIZE;
resource->align = log2(resource->size);
@@ -79,7 +79,7 @@ static void set_agp_aperture(device_t dev)
/* Get the base address */
gart_base = ((resource->base) >> 25) & 0x00007fff;
- /* Update the other northbriges */
+ /* Update the other northbridges */
pdev = 0;
while((pdev = dev_find_device(PCI_VENDOR_ID_AMD, 0x1103, pdev))) {
/* Store the GART size but don't enable it */