summaryrefslogtreecommitdiff
path: root/src/northbridge
diff options
context:
space:
mode:
authorEugene D Myers <cedarhouse@comcast.net>2020-04-15 18:28:10 -0400
committerPatrick Georgi <pgeorgi@google.com>2020-05-02 17:03:48 +0000
commit076605bc92730553e9adae543713f0d356a94709 (patch)
treeec70d2818f516fd208f7f16d20e8b3f8c7091e97 /src/northbridge
parent7bab4c90a72a0e3599d6dbda0a72e8d470fd3fbf (diff)
downloadcoreboot-076605bc92730553e9adae543713f0d356a94709.tar.xz
intel/stm: Place resource list right below MSEG
Suggested by Nico Huber in CB:38765. This placement makes the address calculation simpler and makes its location indepedent of the number of CPUs. As part of the change in the BIOS resource list address calculation, the `size` variable was factored out of the conditional in line 361, thus eliminating the else. Change-Id: I9ee2747474df02b0306530048bdec75e95413b5d Signed-off-by: Eugene D Myers <cedarhouse@comcast.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40437 Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge')
0 files changed, 0 insertions, 0 deletions