summaryrefslogtreecommitdiff
path: root/src/northbridge
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2013-03-07 13:59:39 -0800
committerRonald G. Minnich <rminnich@gmail.com>2013-03-21 23:04:07 +0100
commit969ac8db18214cd56cf7d928cc3962554152a2de (patch)
tree011b28599b41601ec6d457ad23912a667dd44b54 /src/northbridge
parentb37d1fb95ae810bf8f55cc30aa6a5ca921c1ca05 (diff)
downloadcoreboot-969ac8db18214cd56cf7d928cc3962554152a2de.tar.xz
haswell: Drop the device ID check in graphics init path
Change-Id: I10c4264d317b5fac02a44f50ed10b457e1865e17 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: http://review.coreboot.org/2809 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/northbridge')
-rw-r--r--src/northbridge/intel/haswell/early_init.c16
1 files changed, 0 insertions, 16 deletions
diff --git a/src/northbridge/intel/haswell/early_init.c b/src/northbridge/intel/haswell/early_init.c
index 681af42adb..a94c0ce6f0 100644
--- a/src/northbridge/intel/haswell/early_init.c
+++ b/src/northbridge/intel/haswell/early_init.c
@@ -56,22 +56,6 @@ static void haswell_setup_graphics(void)
u16 reg16;
u8 reg8;
- reg16 = pci_read_config16(PCI_DEV(0,2,0), PCI_DEVICE_ID);
- switch (reg16) {
- case 0x0102: /* GT1 Desktop */
- case 0x0106: /* GT1 Mobile */
- case 0x010a: /* GT1 Server */
- case 0x0112: /* GT2 Desktop */
- case 0x0116: /* GT2 Mobile */
- case 0x0122: /* GT2 Desktop >=1.3GHz */
- case 0x0126: /* GT2 Mobile >=1.3GHz */
- case 0x0166: /* IvyBridge ??? */
- break;
- default:
- printk(BIOS_DEBUG, "Graphics not supported by this CPU/chipset.\n");
- return;
- }
-
printk(BIOS_DEBUG, "Initializing Graphics...\n");
/* Setup IGD memory by setting GGC[7:3] = 1 for 32MB */