summaryrefslogtreecommitdiff
path: root/src/northbridge
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2007-10-31 22:26:51 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2007-10-31 22:26:51 +0000
commita0181ea03605b1fafe2ec9882384b91655dfe1c2 (patch)
treead7a1f0de52fd4154e219ebda33b5c791df5ef70 /src/northbridge
parent246be7dd6dc732f1bf98f2ad63e2b7d9050aeafe (diff)
downloadcoreboot-a0181ea03605b1fafe2ec9882384b91655dfe1c2.tar.xz
Use the preferred order of 'static const' instead of 'const static'.
This is the common style in both Linux as well as in LinuxBIOS. Self-ack as this is pretty trivial and a similar patch was already acked. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2923 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/northbridge')
-rw-r--r--src/northbridge/amd/amdk8/raminit_f_dqs.c12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/northbridge/amd/amdk8/raminit_f_dqs.c b/src/northbridge/amd/amdk8/raminit_f_dqs.c
index 9f7ac72303..757acba7d7 100644
--- a/src/northbridge/amd/amdk8/raminit_f_dqs.c
+++ b/src/northbridge/amd/amdk8/raminit_f_dqs.c
@@ -396,7 +396,7 @@ static void ResetDCTWrPtr(const struct mem_controller *ctrl)
static uint16_t get_exact_T1000(unsigned i)
{
// 200 266, 333, 400
- const static uint16_t T1000_a[]= { 5000, 3759, 3003, 2500 };
+ static const uint16_t T1000_a[]= { 5000, 3759, 3003, 2500 };
static const uint16_t TT_a[] = {
/*200 266 333 400 */
@@ -459,19 +459,19 @@ static void InitDQSPos4RcvrEn(const struct mem_controller *ctrl)
static unsigned TrainRcvrEn(const struct mem_controller *ctrl, unsigned Pass, struct sys_info *sysinfo)
{
- const static uint32_t TestPattern0[] = {
+ static const uint32_t TestPattern0[] = {
0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaaa,
0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaaa,
0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaaa,
0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaaa,
};
- const static uint32_t TestPattern1[] = {
+ static const uint32_t TestPattern1[] = {
0x55555555, 0x55555555, 0x55555555, 0x55555555,
0x55555555, 0x55555555, 0x55555555, 0x55555555,
0x55555555, 0x55555555, 0x55555555, 0x55555555,
0x55555555, 0x55555555, 0x55555555, 0x55555555,
};
- const static uint32_t TestPattern2[] = {
+ static const uint32_t TestPattern2[] = {
0x12345678, 0x87654321, 0x23456789, 0x98765432,
0x59385824, 0x30496724, 0x24490795, 0x99938733,
0x40385642, 0x38465245, 0x29432163, 0x05067894,
@@ -1229,7 +1229,7 @@ static unsigned TrainWriteDQS(const struct mem_controller *ctrl, unsigned channe
static unsigned TrainDQSRdWrPos(const struct mem_controller *ctrl, struct sys_info *sysinfo)
{
- const static uint32_t TestPatternJD1a[] = {
+ static const uint32_t TestPatternJD1a[] = {
0x00000000,0x00000000,0xFFFFFFFF,0xFFFFFFFF, // QW0-1, ALL-EVEN
0x00000000,0x00000000,0x00000000,0x00000000, // QW2-3, ALL-EVEN
0x00000000,0x00000000,0xFFFFFFFF,0xFFFFFFFF, // QW4-5, ALL-EVEN
@@ -1267,7 +1267,7 @@ static unsigned TrainDQSRdWrPos(const struct mem_controller *ctrl, struct sys_in
0x80808080,0x80808080,0x7F7F7F7F,0x7F7F7F7F, // QW4-5, DQ7-ODD
0x80808080,0x80808080,0x80808080,0x80808080 // QW6-7, DQ7-ODD
};
- const static uint32_t TestPatternJD1b[] = {
+ static const uint32_t TestPatternJD1b[] = {
0x00000000,0x00000000,0x00000000,0x00000000, // QW0,CHA-B, ALL-EVEN
0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF,0xFFFFFFFF, // QW1,CHA-B, ALL-EVEN
0x00000000,0x00000000,0x00000000,0x00000000, // QW2,CHA-B, ALL-EVEN