diff options
| author | Felix Held <felix-coreboot@felixheld.de> | 2020-12-04 17:38:46 +0100 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2020-12-06 18:59:53 +0000 |
| commit | 65783fbeb4d2b8180165b36083023f94bdccbdb7 (patch) | |
| tree | 8a36732e4cd150917d051cbfd438c9f1a633f924 /src/soc/amd/cezanne/Makefile.inc | |
| parent | 2f5c7590770f7bbb00f899a1495675083872b0d7 (diff) | |
| download | coreboot-65783fbeb4d2b8180165b36083023f94bdccbdb7.tar.xz | |
soc/amd/cezanne: use common TSC and monotonic timer code
Change-Id: I9bc82f1e64f2cf21bfa4bf1ac75d17247208686c
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48306
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/cezanne/Makefile.inc')
| -rw-r--r-- | src/soc/amd/cezanne/Makefile.inc | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/amd/cezanne/Makefile.inc b/src/soc/amd/cezanne/Makefile.inc index d1d8e97099..d4f585fed8 100644 --- a/src/soc/amd/cezanne/Makefile.inc +++ b/src/soc/amd/cezanne/Makefile.inc @@ -7,7 +7,6 @@ bootblock-y += bootblock.c romstage-y += romstage.c ramstage-y += chip.c -ramstage-y += timer.c CPPFLAGS_common += -I$(src)/soc/amd/cezanne/include |