diff options
author | Richard Spiegel <richard.spiegel@silverbackltd.com> | 2017-11-24 07:41:29 -0700 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2017-12-04 22:27:03 +0000 |
commit | bec44f22a49f3a74d26eb551cd5fd4c14fa2427a (patch) | |
tree | 33ce1aecabfb311cbca84ff2d3c036f6f8f2257e /src/soc/amd/stoneyridge/Makefile.inc | |
parent | 61c817d0af3db14a69d3dbf9285e9670097893e1 (diff) | |
download | coreboot-bec44f22a49f3a74d26eb551cd5fd4c14fa2427a.tar.xz |
amd/stoneyridge: Transfer functions from early_setup.c to southbridge.c
In preparation to deleting early_setup,c, transfer all functions except
those related to wide IO to southbridge.c.
BUG=b:64033893
TEST=Build and boot to OS.
Change-Id: Ibe1d87cb3e0eb3e8ed4d2dc2adbddf2e13557c9e
Signed-off-by: Richard Spiegel <richard.spiegel@silverbackltd.com>
Reviewed-on: https://review.coreboot.org/22568
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/amd/stoneyridge/Makefile.inc')
-rw-r--r-- | src/soc/amd/stoneyridge/Makefile.inc | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/amd/stoneyridge/Makefile.inc b/src/soc/amd/stoneyridge/Makefile.inc index b62581cbb4..1b41292f7f 100644 --- a/src/soc/amd/stoneyridge/Makefile.inc +++ b/src/soc/amd/stoneyridge/Makefile.inc @@ -45,6 +45,7 @@ bootblock-y += pmutil.c bootblock-y += reset.c bootblock-y += sb_util.c bootblock-y += tsc_freq.c +bootblock-y += southbridge.c romstage-y += BiosCallOuts.c romstage-y += romstage.c @@ -60,6 +61,7 @@ romstage-y += smbus_spd.c romstage-y += ramtop.c romstage-$(CONFIG_STONEYRIDGE_UART) += uart.c romstage-y += tsc_freq.c +romstage-y += southbridge.c verstage-y += sb_util.c verstage-y += pmutil.c |