summaryrefslogtreecommitdiff
path: root/src/soc/amd/stoneyridge/southbridge.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-10-15 15:56:03 +0200
committerFelix Held <felix-coreboot@felixheld.de>2019-10-18 18:41:09 +0000
commitdf60e8786cd71c92a12156c381814b9234d52f6e (patch)
tree74bd9cfc6329c08cd60fc5a7bece34c32937b236 /src/soc/amd/stoneyridge/southbridge.c
parentd9c799c5296c8f300031dafade682cf613ec4d34 (diff)
downloadcoreboot-df60e8786cd71c92a12156c381814b9234d52f6e.tar.xz
src: Remove unused include '<device/pci_ids.h>'
Change-Id: Ic90dcff9d0b49a75a26556e4a1884a2954ef68f6 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36063 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/stoneyridge/southbridge.c')
-rw-r--r--src/soc/amd/stoneyridge/southbridge.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/amd/stoneyridge/southbridge.c b/src/soc/amd/stoneyridge/southbridge.c
index 45408ead02..d7a09aaf57 100644
--- a/src/soc/amd/stoneyridge/southbridge.c
+++ b/src/soc/amd/stoneyridge/southbridge.c
@@ -19,7 +19,6 @@
#include <cpu/x86/smm.h>
#include <device/device.h>
#include <device/pci.h>
-#include <device/pci_ids.h>
#include <device/pci_ops.h>
#include <cbmem.h>
#include <amdblocks/amd_pci_util.h>