summaryrefslogtreecommitdiff
path: root/src/soc/imgtec/pistachio/romstage.c
diff options
context:
space:
mode:
authorJulius Werner <jwerner@chromium.org>2019-10-30 16:12:24 -0700
committerPatrick Georgi <pgeorgi@google.com>2019-11-20 10:10:44 +0000
commit63c444a69b98bc8a86719699423b3273cc5759e8 (patch)
tree6bd90603b343103bdcd730eb5f9aca6c4500fb6f /src/soc/imgtec/pistachio/romstage.c
parent5027ecfb1987cf06efc772a0bee0a1fe1dc38049 (diff)
downloadcoreboot-63c444a69b98bc8a86719699423b3273cc5759e8.tar.xz
Remove imgtec/pistachio SoC
After removing urara no board still uses this SoC, and there are no plans to add any in the future (I'm not sure if the chip really exists tbh...). Change-Id: Ic4628fdfacc9fb19b6210394d96431fdb5f8e8f1 Signed-off-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36491 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/imgtec/pistachio/romstage.c')
-rw-r--r--src/soc/imgtec/pistachio/romstage.c39
1 files changed, 0 insertions, 39 deletions
diff --git a/src/soc/imgtec/pistachio/romstage.c b/src/soc/imgtec/pistachio/romstage.c
deleted file mode 100644
index 8e44ea8749..0000000000
--- a/src/soc/imgtec/pistachio/romstage.c
+++ /dev/null
@@ -1,39 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2014 Imagination Technologies
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; version 2 of
- * the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#include <cbmem.h>
-#include <console/console.h>
-#include <halt.h>
-#include <program_loading.h>
-#include <soc/ddr_init.h>
-
-void main(void)
-{
- int error;
- console_init();
- error = init_ddr2();
-
- if (!error) {
- /*
- * When romstage is running it's always on the reboot path and
- * never a resume path where cbmem recovery is required.
- * Therefore, always initialize the cbmem area to be empty.
- */
- cbmem_initialize_empty();
- run_ramstage();
- }
- halt();
-}