summaryrefslogtreecommitdiff
path: root/src/soc/imgtec/pistachio
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-17 04:33:00 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-20 01:12:28 +0000
commita4e8fb2afd6ff92e84bd03c55668708e0c5d17df (patch)
treeb2cf6a0211d6e18b675e63956a85b0c6572c462d /src/soc/imgtec/pistachio
parent5c82c444fba6fd3cf506c777546a5481755808ff (diff)
downloadcoreboot-a4e8fb2afd6ff92e84bd03c55668708e0c5d17df.tar.xz
arch/non-x86: Remove use of __PRE_RAM__
Change-Id: Id8918f40572497b068509b5d5a490de0435ad50b Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34921 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/imgtec/pistachio')
-rw-r--r--src/soc/imgtec/pistachio/uart.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/imgtec/pistachio/uart.c b/src/soc/imgtec/pistachio/uart.c
index a39f2ec4d8..3afd5550b1 100644
--- a/src/soc/imgtec/pistachio/uart.c
+++ b/src/soc/imgtec/pistachio/uart.c
@@ -143,7 +143,6 @@ void uart_tx_flush(int idx)
uart8250_mem_tx_flush(CONFIG_CONSOLE_SERIAL_UART_ADDRESS);
}
-#ifndef __PRE_RAM__
void uart_fill_lb(void *data)
{
struct lb_serial serial;
@@ -155,4 +154,3 @@ void uart_fill_lb(void *data)
lb_add_console(LB_TAG_CONSOLE_SERIAL8250MEM, data);
}
-#endif