summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/bootblock/report_platform.c
diff options
context:
space:
mode:
authorSumeet R Pawnikar <sumeet.r.pawnikar@intel.com>2021-05-19 15:59:55 +0530
committerPatrick Georgi <pgeorgi@google.com>2021-05-21 11:23:12 +0000
commitdd4861ae04a7825f04470471fe56cc4fc46028dc (patch)
tree55213b2f9d48c0543b66aad25af142cf70eebce9 /src/soc/intel/alderlake/bootblock/report_platform.c
parent7608ea0c9f6c8763bd80628adf2d977e60823275 (diff)
downloadcoreboot-dd4861ae04a7825f04470471fe56cc4fc46028dc.tar.xz
soc/intel/common: Add Alder Lake device IDs
Add Alder Lake specific Host and Graphics device IDs. As per latest document number: 619501, these IDs got an update. Change-Id: I548a903714ccc7470f1425ac67c0c66522437365 Signed-off-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/54674 Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/alderlake/bootblock/report_platform.c')
-rw-r--r--src/soc/intel/alderlake/bootblock/report_platform.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/bootblock/report_platform.c b/src/soc/intel/alderlake/bootblock/report_platform.c
index 78f02ecd97..15391ab550 100644
--- a/src/soc/intel/alderlake/bootblock/report_platform.c
+++ b/src/soc/intel/alderlake/bootblock/report_platform.c
@@ -40,6 +40,7 @@ static struct {
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_7, "Alderlake-P" },
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_8, "Alderlake-P" },
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_9, "Alderlake-P" },
+ { PCI_DEVICE_ID_INTEL_ADL_M_ID_1, "Alderlake-M" },
};
static struct {
@@ -100,6 +101,8 @@ static struct {
{ PCI_DEVICE_ID_INTEL_ADL_GT1_9, "Alderlake GT1" },
{ PCI_DEVICE_ID_INTEL_ADL_P_GT2, "Alderlake P GT2" },
{ PCI_DEVICE_ID_INTEL_ADL_P_GT2_1, "Alderlake P GT2" },
+ { PCI_DEVICE_ID_INTEL_ADL_P_GT2_2, "Alderlake P GT2" },
+ { PCI_DEVICE_ID_INTEL_ADL_P_GT2_3, "Alderlake P GT2" },
{ PCI_DEVICE_ID_INTEL_ADL_M_GT1, "Alderlake M GT1" },
};