diff options
author | Alexandru Gagniuc <alexandrux.gagniuc@intel.com> | 2016-05-18 10:26:53 -0700 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2016-05-26 23:46:59 +0200 |
commit | 944655dadaf595bf655f266eb35ca2f17c8410eb (patch) | |
tree | e46e82eb696aa89d0450de77376be8aa4cd5f6e4 /src/soc/intel/apollolake/chip.c | |
parent | bbac5ace53d57ad9acb0f979850c6a5e72c5f874 (diff) | |
download | coreboot-944655dadaf595bf655f266eb35ca2f17c8410eb.tar.xz |
soc/apollolake: Use simpler macros for the northbridge PCI device
The NB_DEV_ROOT macro, is almost unreadable, as it depends on other
stringified macros, and acts differently depending on the coreboot
stage. For ramstage, it also hides a function call.
Rewrite the macro in terms of more basic and readable macros.
Change-Id: I9b7071d67c8d58926e9b01fadaa239db1120448c
Signed-off-by: Alexandru Gagniuc <alexandrux.gagniuc@intel.com>
Reviewed-on: https://review.coreboot.org/14890
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/apollolake/chip.c')
-rw-r--r-- | src/soc/intel/apollolake/chip.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/apollolake/chip.c b/src/soc/intel/apollolake/chip.c index 610faa8273..d7c61c14dc 100644 --- a/src/soc/intel/apollolake/chip.c +++ b/src/soc/intel/apollolake/chip.c @@ -100,7 +100,7 @@ void platform_fsp_silicon_init_params_cb(struct FSPS_UPD *silupd) /* Load VBT before devicetree-specific config. */ silconfig->GraphicsConfigPtr = (uintptr_t)vbt; - struct device *dev = NB_DEV_ROOT; + struct device *dev = dev_find_slot(NB_BUS, NB_DEVFN); if (!dev || !dev->chip_info) { printk(BIOS_ERR, "BUG! Could not find SOC devicetree config\n"); return; |